Abstract-Cluster tools, each of which consists of several singlewafer processing chambers and a wafer handling robot, have been increasingly used for diverse wafer fabrication processes. Processes such as some low pressure chemical vapor deposition processes require strict timing control. Unless a wafer processed at a chamber for such a process leaves the chamber within a specified time limit, the wafer is subject to quality problems due to residual gases and heat. We address the scheduling problem for such time-constrained dual-armed cluster tools that have diverse wafer flow patterns. We propose a systematic method of determining the schedulable process time range for which there exists a feasible schedule that satisfies the time constraints. We explain how to select the desirable process times within the schedulable process time range. We present a method of determining the tool operation schedule. For more flexible scheduling under the time constraints, we propose a modification of the conventional swap operation in order to allow wafer delay on a robot arm during a swap operation. We compare the performance of the new swap strategy with that of the conventional swap strategy.
I. INTRODUCTION
A CLUSTER TOOL consists of several processing chambers and a wafer handling robot [1] . An modern advanced cluster tool, especially for chemical vapor deposition, has several chambers, some in parallel for workload balancing between the process steps. Therefore, such a tool has diverse series-parallel wafer flow patterns, and hence, tool operation and scheduling are complicated. Furthermore, some advanced processes require tight wafer delay control such that a wafer processed at a chamber should leave the chamber within a specified time limit. Otherwise, the wafer is subject to quality problems due to residual gases or heat. For example, low pressure chemical vapor deposition (LPCVD) is processed under medium vacuum of 0.25-20 torr, and higher temperature of 550 C-800 C in order to form nonvolatile solid films like nitride, oxide, Epi-Si and poly-Si [2] , [3] . When the wafer delay at each process step of LPCVD exceeds 20 s, the wafer surface deteriorates because of excessive exposure to residual gases under high temperature and the wafer is scrapped. For a lot, process times at each chamber are determined by process engineers based on technical constraints and the target tool cycle time. They wish to know whether for a process time selection, there exists a feasible schedule that satisfies wafer delay constraints, or the schedulable process time range for which a feasible schedule exists. They are also concerned with which process times should be selected within the schedulable range. The tool cycle time should be minimized and the schedule should be robust to random process times variation that are usually small. It is also important to determine a desirable schedule for a given schedulable process time selection, for example, a schedule minimizing the tool cycle time. The issues are critical for wafer fabricators as well as tool vendors. Rostami et al. [4] examine heuristic algorithms for finding a tool operation sequence for a dual-armed cluster tool with the wafer delay constraints. However, many of the important scheduling issues including the existence of a feasible schedule and process time selection are yet to be investigated. A dual-armed cluster tool is increasingly popular since it reduces the cycle time [5] , [6] . A dual-armed cluster tool mostly uses a swap operation method that repeats for each chamber the sequence of operations of unloading a processed wafer from a chamber into an empty robot arm and immediately loading the next wafer from another arm into the chamber. By using such a swap operation, the robot task sequence is simply determined by the wafer flow pattern. However, it is challenging to determine the timings and schedule that satisfy wafer delay constraints.
We examine the scheduling problem for time-constrained dual-armed cluster tools that have diverse wafer flow patterns. We propose a systematic method of determining the schedulable process time range for which there exists a feasible schedule that satisfies the time constraints. We also explain how to select the desirable process times within the schedulable range. We present the method of determining the tool operation schedule. For more flexible scheduling under the time constraints, we propose a modification of the conventional swap operation in order to allow wafer delay on a robot arm during each swap operation. We compare the performance of the new swap strategy with that of the conventional swap strategy.
II. SCHEDULING ANALYSIS
We discuss how to determine whether there exists a feasible schedule for a dual-armed cluster tool that satisfies wafer delay constraints when the wafer flow pattern and the process times are given. To do this, we model the tool behavior using a Petri net, which is known for modeling time-constrained discrete event systems. From the model, we derive a linear programming model that can check the feasibility and can determine a tool operation schedule. Due to some unique scheduling requirements of cluster tools, we derive the schedulable process time range in a closed form.
A. Cluster Tool Operation Model
A typical radial type cluster tool consists of several wafer processing chambers, a transport module, and two loadlocks, which are integrated within a closed mini-environment (see Fig. 1 ). The transport module comprises an aligner, a cooler, and a wafer-handling robot. The robot has dual, opposite, pan-type arms and performs wafer transportation, loading, and unloading. Processes such as LPCVD have diverse series-parallel wafer flow patterns. The robot tasks should be appropriately scheduled depending on the wafer flow pattern specified in the recipe. From a wafer flow's point of view, the cooler can be regarded as a chamber that does not have wafer delay constraints. The robot unloads a wafer from the loadlock, puts the wafer on the aligner, waits until the alignment is completed, grips the wafer again, and then moves and loads the wafer into the first chamber. Since the alignment time is relatively short, the aligner is not regarded as a separate process step for scheduling. Instead, the aligning time is included in the robot task time for unloading a wafer from the loadlock. Some chambers can be configured in parallel to perform identical process steps in order to balance the workloads between the process steps. A general series-parallel wafer flow pattern is denoted by , where is the number of process steps and is the number of parallel chambers at process step . The wafers of a cassette usually take the process steps in an identical sequence. The robot move times from one chamber to another chamber are assumed to be identical because they are very short as compared to the process times and the unloading and loading times from or to the modules. Fig. 1(a) illustrates flow pattern (1,1,1,1) at a six-sided cluster tool, where chambers 1, 2, 3 and the cooler perform different processes and chamber 4 is not used. Chamber is marked by . Fig. 1(b) shows flow pattern (2,1,1,1) where the wafer unloaded from loadlock A and aligned undergoes processing at or , , , and cooling sequentially. A finished wafer returns to the loadlock. After the last wafer is unloaded from loadlock A, the tool begins processing the wafers of the cassette at loadlock B. By such pipelined processing, the tool keeps repeating steady work cycles until all wafers of the cassettes in a lot are processed. Characterization and detailed discussion of such steady-state scheduling can be found in [7] - [9] . We note that the cluster tool scheduling problem is similar to the hoist scheduling problem [10] - [12] . However, a dual-armed cluster tool has distinct features including dual arms, swap operation, diverse material flow patterns, adjustable process times, and unique chamber operation.
We explain a swap operation in detail. When a chamber completes processing, the chuck holding the wafer comes down to the slot valve position. As soon as a robot arm is available, the slot valve opens and the processed wafer is unloaded onto the robot arm through the slot valve. Just after the robot unloads the wafer, the robot immediately loads the next wafer on the other robot arm onto the chuck through the valve after revolving the arms. Then the chamber immediately starts processing the wafer after closing the slot valve and moving the chuck up to the processing position. Once a wafer is unloaded from a chamber, the next wafer on the other arm is loaded into the chamber immediately during the swap operation. That is, a swap operation is completed by performing a sequence of robot tasks, unloading, rotating, and loading, without intervening waiting times. Therefore, the slot valve open time is minimized. It is because the process engineers wish to keep the atmosphere within a chamber as steady as possible. Therefore, there is no robot idle time during a swap operation where a wafer wait on a robot arm for the next processing or the next robot task. The sequence of robot tasks for a swap operation can be considered as a single task. Consequently, a wafer processed at a chamber can wait within the chamber after processing until it is unloaded by a swap operation, or on the robot arm after a swap operation is completed until the next chamber is available. The wafer waiting time within a chamber is called wafer delay.
The swap strategy is known to be the most efficient as compared to other robot task sequencing methods [5] , [6] . Since the robot tasks are simplified due to the swap strategies, the robot task sequence or robot work cycle is determined by the order of the chambers for which the robot performs the swap tasks. Therefore, the robot task sequence can be specified from the wafer flow pattern. The sequence of robot tasks from unloading a new wafer in a cassette to returning a completed wafer into the loadlock is called a wafer processing cycle. When there are parallel chambers at process step , the successive wafers visit the chambers in a cyclic order during a robot work cycle. For instance, the chamber visit sequence for wafer flow pattern (2, 3) is , where is the -th parallel chamber at process step . Such cyclic use of parallel chambers is intended for fair use of the chambers. Consequently, the robot repeats the same work cycle each wafers, where is the least common multiple of . That is, the robot work cycle is a -wafer processing cycle.
B. P-Time Petri Nets
To analyze the scheduling problem for the cluster tool model, we use a formal model based on Petri nets. A Petri net is a graphical and mathematical representation of a discrete event system [13] , [14] . It consists of transitions, places, tokens, and arcs, which usually model events, activities or conditions, entities or parts, and precedence relations between transitions or flow of tokens, respectively. Rectangles, circles, black dots, and arrows represent transitions, places, tokens, and arcs, respectively. A token at a place represents the fact that the corresponding condition is satisfied or the corresponding activity is in progress. When a place models an activity, a token at the place can join enabling the succeeding transition after its sojourn time has elapsed after the specified time required for the activity. A transition is enabled when the sojourn time of a token at each timed input place has elapsed. Although a transition in general can model an instantaneous event or an activity [15] , we let transitions represent only events in this paper. In the case, an enabled transition fires immediately. After a transition fires, the numbers of tokens at its input and output places change. See [14] for more details.
There are studies on modeling cluster tools using Petri nets [16] - [18] . Khansa et al. [19] The dynamic behavior of a p-time Petri net is quoted from [21] .
• Each token at place remains available for enabling an output transition from to , where is the time epoch when the token enters the place. After , the token dies and is not available any more.
• A transition stays enabled while the number of the available tokens at its each input place is larger than the number of directed arcs from the place to the transition.
• Whenever a transition is enabled, it can fire. After its firing, the number of tokens at each input place of the transition decreases by the number of arcs from the place to the transition and the number of tokens at each output place of the transition increases by the number of arcs from the transition to the place. When all transitions of a Petri net can keep firing infinitely, the net is called live. In order that a p-time Petri net should be live, the net should have no deadlock and no token death [19] , [21] . A deadlock means a marking where there is no enabled transition [19] . A token death occurs at the input places of a synchronizing transition that has more than one input place. There are two cases of token deaths [19] . First, tokens on the circuits that share a synchronizing transition cannot arrive at the transition in a compatible time interval. Second, the tokens on multiple parallel paths from a place to a synchronizing transition cannot arrive at the synchronizing transition in a compatible time interval.
A Petri net is strongly connected if every node (transition or place) has a directed path to every other node [14] . Event graphs are a subclass of Petri nets such that each place has exactly one input and output transition [15] . An event graph models the precedence relations between the events in a decision-free discrete event system. Therefore, a dual-armed cluster tool where operation sequence is determined by the swap operation strategy is modeled by an event graph. The number of tokens in each circuit of an event graph remains constant for any marking, that is, any state. Schedulability analysis results of [19] are applicable only for a strongly connected p-time event graph. Therefore, our cluster tool is also modeled as a strongly connected p-time event graph.
C. Modeling
We first model robot and chamber operations separately and then integrate them into a model using shared places. Each robot task in each wafer processing cycle is associated with some chambers or the loadlock. Since robot tasks for a chamber are moving from another chamber to the chamber and swapping at the chamber, we need timed places for modeling them, where is the number of process steps. The robot tasks for a loadlock are unloading a wafer from the loadlock, moving the completed wafer to the loadlock, and returning it into the loadlock. Therefore, the robot tasks in a wafer processing cycle is modeled by places. Since a robot work cycle repeats wafer processing cycles, we need places for the robot tasks, which forms a circuit, . Since the robot can perform only one task at a time, the circuit has only one token. For the initial state, we let have the token, which indicates that the robot is unloading a new wafer from the loadlock. Each chamber at the th process step with parallel chambers repeats wafer processing cycles of processing a wafer at the chamber and swapping the wafer with the next wafer to complete wafer processing cycles in a robot work cycle. Therefore, a chamber's work cycle is modeled by the circuit that consists of a place for a swap operation and a place for wafer processing operation. Since each chamber cannot perform both a wafer processing operation and a swap operation at the same time, the circuit has only one token. The places for swap operations are involved both in the robot work cycle and the chamber work cycles. Therefore, the two kinds of circuits for the robot work cycle and the chamber work cycles share the places for swap operations. Assuming that the tool performs a steady work cycle in order to prevent a deadlock, we take the initial state where each chamber is processing a wafer. Therefore, each place for wafer processing at a chamber has a token. This maximizes the throughput rate, that is, minimizes the cycle time. Each place has a time window
. is the activity time such as a wafer process time or a robot task time. Fig. 2 illustrates the times associated with a wafer that is processed at a chamber. A chamber begins processing as soon as a wafer is loaded into the chamber by a swap operation. It is because a wafer that is waiting within a chamber prior to processing is subject to residual gases and heat. The maximum allowable sojourn time of a wafer at a chamber of step is , where is the maximum allowable wafer delay at the chamber. Therefore, the actual sojourn time of a wafer within the chamber, which is the token sojourn time at the corresponding place (denoted by ), is between and , where is the process time at the chamber. The actual delay is . The schedulable range of process times is the range of process times for which a feasible schedule exists. The values of should be determined within the schedulable range. For any other places, since they have no time constraints. Table I summarizes  the Petri net model, where  , , and indicate a wafer processing cycle, a process step, and a chamber's work cycle, respectively.
Example 1: Consider flow pattern (2,1). As specified in Fig. 3 , the robot work cycle is defined by the task sequence, . Since , each robot work cycle has 2 wafer processing cycles. Places and correspond to the first and second wafer processing cycles, respectively. Each wafer processing cycle requires two robot tasks for each process step (a move and a swap) and three additional robot tasks for a loadlock. Therefore, the number of robot tasks for each wafer processing cycle is , and the total number of robot tasks for each robot work cycle is . Each transition represents the event of completion or readiness of a robot task. In order to start a swap operation at chamber , the robot should have arrived at and wafer processing at should have finished. Therefore, the input places of transition are for moving to and for processing a wafer at . Since the second process step has only one chamber , a robot work cycle has wafer processing at chamber twice. and indicate the two-wafer processing operations at . Circuit represents the two-wafer processing cycles at chamber , where and indicate the swap operations for preparing the two-wafer processing operations. The token at each of , ,
, and indicates that a wafer is being processed at a chamber or waiting for unloading after the processing at the chamber completes. The token at represents that the robot is unloading a wafer from the loadlock. Symbols , , , and represent the minimum robot task times for unloading, moving, returning, and swapping, respectively, which do not include any delay or waiting. As soon as the robot completes a swap at a chamber, the chamber starts processing the wafer and the robot should move to the next chamber with one arm empty. Therefore, the time interval for each swap task ( , , , and ) should be since no intermediate delay during a swap process is allowed as explained earlier. The token sojourn time at a place for processing a wafer at a chamber includes the wafer process time and the wafer waiting or delay within the chamber after the processing completion. The wafer delay after processing at a chamber for the th process step should not exceed the maximum wafer delay limit . Therefore, the time interval at ( , , , and ) should be . The intervals are marked above each place. While Zuberek [18] uses a kind of switching mechanism for modeling parallel chambers in a more compact Petri net, we model processing operations at the parallel chambers using distinct places and let the wafer visit the parallel chambers in a cyclic order. The tool vendors prefer such cyclic use of parallel chambers rather than other sophisticated sequencing rules for fair use of the chambers. This modeling strategy simplifies the tool operation. Therefore, the tool operations is modeled as a decision-free, p-time event graph to which schedulability analysis results of [19] can be applied. The p-time Petri net model in Fig. 3 is a strongly connected p-time event graph. Since each of six circuits ( , , , , , ) has exactly one token in the initial marking, the p-time event graph has no deadlock [14] . These properties hold for general series-parallel flow patterns.
Lemma 1: The p-time Petri net model for a general seriesparallel flow pattern is a strongly connected event graph. Furthermore, it has no deadlock.
Proof: Since the robot and each chamber repeat its own predetermined work cycle, the work cycles are specified by the corresponding circuits, which are connected only by synchronizing transitions. Therefore, as seen in Table I , each place has exactly one input transition and output transition. Consequently, the p-time Petri net model for a general series-parallel flow pattern is an event graph. Since the chamber work cycle circuits are connected by the robot work cycle circuit, the event graph is strongly connected. Furthermore, from the rule for connecting the chamber work cycle circuits by the robot work cycle circuits, any circuit has exactly one place that has one initial token, of which input transition and output transition satisfy . That is, each circuit has exactly one token. Therefore, such an event graph has no deadlock [14] .
D. Linear Programming for Schedulability Analysis and Scheduling
For a strongly connected, deadlock-free, p-time event graph model, Calvez et al. [20] derive a linear programming model that finds a feasible schedule that satisfies the time window constraints. A linear programming model is a mathematical model that finds a vector solution that maximizes or minimizes the linear objective function of the vector satisfying the linear constraints [22] . Since the p-time Petri net model for a cluster tool with a general flow pattern is also a strongly connected event graph and deadlock-free due to Lemma 1, by extending the linear programming model of [20] , we also develop a linear programming model for verifying whether there exists a feasible schedule and determining a feasible schedule when the process times are given. We also propose a linear programming model that determines the desirable process times.
Unlike standard timed event graphs, a p-time event graph does not necessarily presume an earliest starting policy in which each activity or event starts as soon as all preceding ones complete. In a p-time event graph, we can select a firing schedule by appropriately determining the firing epochs that satisfy both the firing rule and the time window constraints. There are different kinds of firing schedules in a p-time event graph. However, as in studies on p-time Petri nets [19] - [21] , we also focus on steady firing schedules, where each transition repetitively fires every fixed time interval. Analysis for the transient periods such as start-up and close down periods is beyond our scope. In a steady firing schedule, the token sojourn times at a place are all constant. Let denote the token sojourn time at place , which includes process or robot task time and delay depending on the tool operation schedule (see Fig. 2 ).
defines a schedule of a whole tool cycle, which repeats each tool cycle. As explained in Section II-C, one robot work cycle is completed for each tool cycle. Each parallel chamber of the th process step performs the chamber work cycles times for each tool cycle. Therefore, the total time for a robot work cycle is the sum of the sojourn times at places to , . The chamber work cycle for parallel chamber of the th process step takes times sum of the process time and the swap time, . Therefore, for a given tool operation schedule , the tool cycle time is . The token sojourn time, , should satisfy the basic time requirements on the move times, the unloading and loading times, the swap times, and the wafer delay requirements: for , , and ,
All synchronizing circuits share one of the places associated with swap operation, for instance, , , , or in Fig. 3 . Consequently, there are no synchronizing circuits that meet at only one transition without sharing a place. Instead, there are synchronizing transitions where parallel paths meet, for instance, , , , and in Fig. 3 . The parallel paths for synchronizing transition are shaded in the figure. A feasible schedule that satisfies the time window constraints require the sum of the token sojourn times at the places in each parallel path for a synchronizing transition is identical [20] . Therefore, we have (2) , found at the bottom of the page. where and . For the uniform quality of wafers, process engineers wish to keep the wafer delays at a process step identical for each wafer.
Therefore, a strong uniformity requirement forces all wafer delays for the same process step to be identical. It is enforced by letting the wafer sojourn times at each chamber be identical for each wafer processing cycle:
A weak uniformity requirement that limits the wafer delay variation for the th process step within tolerance is written as (4) Therefore, a feasible schedule should satisfy constraints (1), (2) , and (3) or (4). We wish to find a feasible schedule that minimizes the tool cycle time,
The objective of minimizing the tool cycle time is equivalent to minimizing under the constraints: See equation (5) at the bottom of the page.
Therefore, a linear programming model is defined to find a feasible schedule that minimizes the tool cycle time. It has the objective function and constraints (1), (2), (3) or (4), and (5), where is decision variable. For specified process times , any feasible solution of that needs all constraints defines a feasible tool operation schedule that satisfies the wafer delay constraints. If has no feasible solution, there is no feasible tool operation schedule that satisfies the wafer delay constraints.
As mentioned, we have considered only steady firing schedules. We may be concerned with whether it suffices to consider only steady firing schedules for schedulability analysis in a time-constrained system. A more specific question is whether there exists a nonsteady feasible schedule even if there is no steady feasible schedule. This issue has not been well addressed in works on p-time Petri nets [19] - [21] . However, for time-constrained cyclic manufacturing systems, which can be modeled for otherwise (2) Fig. 3 , where , , , , and , is written as the equation found at the bottom of the page.
The fifth-eighth constraints and the ninth-twelfth constraints of indicate the static intervals for the basic time requirements on the robot tasks and wafer processing times, respectively. The fifth, sixth, and eighth constraints indicate that the corresponding token sojourn times are no less than the robot task times. The seventh constraints state that the corresponding token sojourn time should be exactly the same as the swap time. The ninth-twelfth constraints represent the wafer delay constraints. The thirteenth-sixteenth constraints are for synchronizing transitions. For data , , , , and , we solve with a linear programming software package. In this example, for better understanding, the time data are simplified and re-scaled so that the robot task times for unloading, moving, and returning are all of 1 time unit. Realistic data will be given in Example 3. An optimal feasible solution is , , , , and . Fig. 4(a) shows the schedule defined by the solution. Fig. 4(b) shows the same schedule where the token sojourn times are translated into the minimum activity times and the associated waiting times.
in the figure indicates the wafer delay at the second process step. There is no wafer delay at the first process step. The activities for a wafer have an identical shading. 
E. Schedulable Process Times
We now examine the range of the schedulable process times for which there exists a feasible schedule that satisfies the wafer delay constraints. We derive a closed form range, which is independent of . To do this, we examine the constraints of the linear programming model and simplify them into a closed form formula by eliminating variable .
Theorem 1: For a general flow pattern with the wafer delay constraints and the strong uniformity condition, the schedulable range of the process times is (6) and (7) Proof: We examine the constraints of . From (2), during the th process step of the th wafer processing cycle, the robot performs the tasks from place or to place . These tasks are classified into three parts for the wafer processing cycles. The first part (from to or from to ) is the sequence of robot tasks from the move tasks for the next chambers to returning to the loadlock in the same wafer processing cycle. Therefore, the robot tasks of the first part are moves, swaps, and one returning operation (for instance, the first parts for and in Fig. 3 are from to and from to , respectively). The second part (from or to or ) is the sequence of robot tasks for the wafer processing cycles for the other parallel chambers at the same process step. There are wafer processing cycles in the second part. That is, if the th process step does not have parallel chambers, there is no second part (for example, the part for in Fig. 3 does not have the second part and all places from to belong to the second part for ). The last part (from place to ) is the sequence of robot tasks to transfer the next wafer to the same chamber. The robot tasks of the last part are one unloading, moves, and swaps (for example, the third parts for and in Fig. 3 are from to and from to , respectively). Therefore, the minimum task time during the th process step of the th wafer processing cycle is computed as by collecting the task times for the three parts. That is, the robot cycle time for processing at the th process step should be no less than the minimum robot task time . From (2), the robot operation time for processing the th process step is the same as processing time for the th process step. Since from inequality (1), we have
Consequently, we have inequality (6). The total cycle time for the th process step is since the chamber cycle repeats times during a tool cycle and each swap time is from inequality (1). From (2) on where , it can be seen that . From (3), . Consequently, we have (9) It implies that for any pair of and . Since , from inequality (1), we have for each possible pair of and . Consequently, we have (7).
Theorem 1 suggests that for the process times selection within the range, we can construct a feasible schedule that satisfies wafer delay constraints. The schedulable process time range does not depend on a specific schedule. When the weak uniformity requirement is used instead of the strong uniformity requirement, it is not possible to derive the schedulable process time range that is independent of . Instead, should be used to verify the schedulability.
Example 3: (Flow Pattern (2,1): Continued):
Consider the constraints for flow pattern (2,1) in Example 2 with strong uniformity constraints. From Theorem 1, the schedulable process time range is specified as (10) For the case of an LPCVD cluster tool, with , , , , and , the schedulable range of process times is shown in Fig. 5 . The lines within the range will be explained in Section III.
III. PROCESS TIMES ENGINEERING
In this section, we discuss how the results on the schedulability can be used for constraining the process times for cluster tool operation.
A. Process Time Selection
For a wafer processing recipe, the process times are not fixed and determined within an allowable technical range by the process engineers.
can be used for the purpose. finds a feasible schedule for given process times .
is modified from in order to determine process times as well as a feasible schedule. The cycle time depends on the process times, the robot task times, and their mutual relationships based on the tool model. The longer process times lead to the longer cycle time. Therefore, the objective of minimizing the cycle time tends to reduce the process times indefinitely. This anomaly can be prevented by adding constraints on the process times. The allowable process times may be constrained by process engineering. However, such a technical range of the process times tends to be rather fuzzy. The process times that are determined close to the lower bounds of the technical range by the linear program may not be desirable and may lead to the unrealistically small cycle time. Therefore, it is a reasonable practice to set a target cycle time as a lower bound on the cycle time and to take the process times that meet the target cycle time. By examining the selected process times, the process engineers and tool engineers may modify the technical constraints on the process times or the target cycle time. Therefore, the process time selection is an iterative process.
Besides relying on such a linear programming model, we wish to know more about the relationship between the process times and the wafer delays. We first examine how the workload balance affects the wafer delays.
Theorem 2: Suppose that the total cycle time is dominated by the process times. If the schedulable process times are selected to be balanced so that each is identical for all process steps, then there exists a feasible schedule that has zero wafer delays.
Proof: Consider the schedules that have identical wafer delays, that is, the strong uniformity condition is satisfied. Then, inequalities (6) and (7) hold. Take the maximum wafer delay limits to be zero, that is, for all . Since for all , from (7), there exist schedulable process times such that . This implies that even if we take the maximum wafer delay limits to be zero,thereexistsaschedulableprocesstimeselectionthatsatisfies (7) that as well as inequality (6) . Therefore, for such a balanced process time selection, there exists a feasible schedule with zero wafer delays if inequality (6), , is satisfied. Theorem 2 suggests that when a chamber work cycle, not the robot work cycle, is the bottleneck as in most real cases, if we take the process times so that the workloads among the process steps are balanced, there exists a feasible schedule that has no wafer delay. Such a feasible schedule with zero wafer delays, if it exists, can be found by solving linear program with an additional constraint, for all . We note that there can be a schedule with nonzero wafer delay even if the workload is balanced. From Theorem 2, it is seen that the wafer delays are due to the workload imbalance. We, therefore, conjecture that even if the workload cannot be completely balanced, the more balanced process time selection, which has smaller differences between the workloads, can provide a schedule with shorter wafer delays.
The workload balance also affects the tool cycle time. A common rule for a flow-type shop, like series-parallel wafer flow patterns for cluster tools, is that the balanced workload minimizes the cycle time under a given sum of the process times for the process steps. Therefore, when we choose the process times from within the schedulable region, it is reasonable to balance the workloads between the process steps since workload balancing tends to minimize the cycle time as well as minimize the wafer delays as suggested by Theorem 2. For instance, for wafer flow pattern (2,1), constraint balances the workload since the first process step has two parallel chambers. The dotted line in Fig. 5 indicates such a balancing line. Linear program for process time selection also can be adapted by adding the workload balancing condition as an additional constraint. Maximizing the workload balance can be the objective function. Workload balancing has another advantage. The selection that balances the workloads tends to locate at the center of the schedulable process time range as illustrated in Fig. 5 . Since such a balanced selection is far from the boundary of the schedulable region, it is likely to be less subject to wafer delay constraint violation even when the process times have small random time variation in a real implementation. Although the robustness of the process time selections against random time variation needs to be further investigated, our preliminary investigation indicates that our workload balanced process time selection strategy is satisfactorily robust for real cases.
Workload balancing of process times is not always possible since the process engineering constraints may limit such a selection. In some cases discussed in Section III-B, the schedulable process time range may not include such a balancing selection. Fig. 6 illustrates a simulation result for the impact of workload balancing on the wafer delays. Flow pattern (2, 1) is considered. The process times and robot task times are sampled from normal distributions: , , , and , where indicates a normal distribution with mean and standard deviation . If the process time of process step 2, , deviates from 124 s, the workload imbalance increases. Then, the average, the maximum, and the standard deviation of the wafer delays at one of the process steps grow. When the workloads are completely balanced at s, not only the average of the wafer delays but also their variations are minimum. Consequently, workload balancing makes the wafer delay constraints be satisfied robustly against time variation.
B. Coping With Flow Pattern Changes
When one of the parallel chambers breaks down or takes an intermediate automatic cleaning process even while processing identical wafers of the same lot, the flow pattern changes, for instance, from (2,1) to (1, 1) . When such a flow pattern change occurs, the new tool operation schedule has to be generated. However, in a tool that is operated by the process times selected for the original flow pattern, such a new flow pattern increases imbalance between the workloads of the process steps (assuming that the workloads were reasonably balanced for the original flow pattern). As discussed in Section III-A, the increased workload imbalance lengthens the wafer delays, and hence might violate wafer delay constraints. In the case, we should modify the process times again so that they satisfy the wafer delay constraints under the new flow pattern. We also should accommodate the process control programs accordingly. However, such interruption and delays for control modification are not desirable. Therefore, it is preferable to compute the schedulable process time range for each distinct possible wafer flow pattern and prepare appropriate process times for each flow pattern a priori. However, process time changes during processing the identical wafers of a lot may result in significant quality deviations. Therefore, the better strategy is to select the schedulable process times that satisfy the wafer delay constraints for all flow patterns. Using such process times, it is not necessary to change the process times even if a flow pattern change occurs. For a given flow pattern, the schedulable range of the process times is derived, from which the process times are selected. That is, each flow pattern defines a schedulable range of the process times. Therefore, in order to satisfy the schedulability for multiple flow patterns, the process times should meet all schedulable ranges for the flow patterns. Consequently, the common feasible process time range tends to shrink and even to be null. Therefore, the process time selection problem for multiple flow patterns that has more restricted feasible range finds the tool cycle time no shorter than the one for the original flow pattern. The exact cycle time increment depends on the flow patterns and the time data. Fig. 7 illustrates the common schedulable range for multiple flow patterns. Fig. 7 illustrates such a case. In the example, if the maximum allowable wafer delay limit for each process step is less than 40 s, there is no schedulable process time selection that satisfies the wafer delay constraints for both flow patterns. In this case, we cannot help changing the process times when the flow pattern changes. An alternative is to keep the nonworking chamber as a virtual chamber where the scheduler assumes that the chamber keeps working and the flow pattern change has not occurred. Fig. 8 illustrates such a schedule where chamber is a virtual chamber. This virtual chamber operation strategy enables us to keep the original process times for the changed flow pattern and avoid rescheduling.
C. A Computer Program for Process Time Decision
From the results in Sections III-A and B, we implemented a computer program that supports process engineers. The pro- gram, illustrated in Fig. 9 , verifies whether there can be a feasible schedule for the selected process times, shows the required wafer delay at each process step, and recommends the feasible process times.
For example, the user enters data for the robot task times and flow pattern at part A in Fig. 9, for instance, , , , for wafer flow pattern (2,1). Then, he enters the candidate process times at part B and presses "Schedulability Check" button. Part C shows for the process times , , there does not exist any feasible schedule. For this case, the "Required Residency Time" function suggests the required wafer delay limits , for instance, and , for which a feasible schedule exists for the current process times, using inequalities (6) and (7). If the required wafer delay limits are too large to be accepted, he should change the process times. Since some process steps are critical, the process times may not be easily modified. In the example, the process engineer selects the first process step as critical. He then clicks the "Recommendation of Process Times" to obtain the process time recommendation for the second process step. The computation is based on inequalities (6) and (7) . In the example, the recommended process time range for the second step is from 104 to 134 s, where 119 s maximizes the workload balance. The program is being used by process engineers at a tool vendor. Extensive experimentation and measurement on the benefits of using the program, which involve behavioral issues, are beyond our scope. However, the program eliminated the costly trial and error process to identify whether their process time selection causes a wafer delay violation, which spent several hundreds of test wafers in a real cluster tool. The process engineers now have more confidence and insight for choosing the process times. This leads to better quality and possibly a shorter cycle time.
IV. A MODIFICATION OF THE SWAP OPERATION

A. Modification to the Swap Operation
A wafer processed at a chamber should stay only within the chamber before the swap operation can start, more precisely, before the next wafer completes processing at the previous chamber and moves to the chamber. In this sense, we call the conventional swap policy a chamber-wait swap policy. As seen in the previous examples, the schedulable process time range is rather tight, the flow pattern often changes during processing, and the expected wafer delays are subject to random time variation in the process times or the robot task times. Therefore, we wish to have a more flexible tool operation method. We expect that the wafer delays within a chamber can be greatly reduced and scheduling can be more flexible if the processed wafer can be immediately unloaded and can wait on the robot arm during a swap operation before the next wafer on the other arm is loaded into the chamber. Such a modified swap policy that allows an unloaded wafer's waiting on a robot arm during a swap operation as well as within a chamber is called the all-wait swap policy. The all-wait swap policy can prevent a chamber from starting the process too early and causing excessive wafer delay within the chamber after processing. The all-wait swap policy may have longer waiting times on the robot arms while it has shorter wafer delays within chambers. Waiting on the robot arms is better than waiting within a chamber that has residual gases and heat. The robot arms are operated within a closed mini-environment where high-class clean vacuum condition is maintained. Therefore, a wafer waiting on a robot arm is free from contamination as well as residual gases and heat within a chamber. However, waiting on the robot arms may cool down the wafer. This is undesirable for processing at the next chamber. There should be further examination on how much a wafer cools down during the wafer waiting time on a robot arm. However, according to process engineers, the maximum allowable cooling time on a robot arm for an LPCVD tool, , can be roughly two or three times longer (40-60 s) than the maximum allowable wafer delay within a chamber (20 s) . In order to implement the all-wait swap policy, the slot valve of a chamber should be opened and closed twice during a swap operation, first when the processed wafer is unloaded and second when the next wafer on another robot arm is loaded. Therefore, an appropriate chamber atmosphere control method to compensate the additional slot valve opening should be enforced. Assuming that such tool engineering is feasible, we examine the schedulable range of the proposed all-wait swap policy.
B. Schedulable Range of the All-Wait Swap Policy
A cluster tool under the all-wait swap policy can be modeled by modifying only the time window constraints on the token sojourn times at the places for swap operations in the previous p-time event graph model. The time window for a swap operation for the conventional chamber-wait swap policy is . In other words, the swap operation time should be exactly without any delay, that is, . This time window is relaxed to , that is, the corresponding token sojourn time should satisfy . The relaxed version of constraints (1) is written as (11) All other constraints need not be changed. Therefore, schedulability of the given process times can be checked by solving a linear programming model that has constraints (2), (3), and (11) under the strong uniformity constraint, or constraints (2), (4), and (11) under the weaker uniformity constraint. We denote the linear programming model by .
The wafer waiting time on the robot arms also may need to be controlled to be within some allowance in order to prevent excessive cooling of a wafer before subsequent processing. In this case, we may also add time window constraints on the robot operation times. The p-time event graph model or can be modified to incorporate such additional constraints. The robot has a wafer on one arm after every robot operation except a returning operation. Therefore, by adding upper bounds to the token sojourn times at the first, second, third, and fifth inequalities of constraints (11) , that is, , , , , we can prevent excessive cooling down on the robot arms.
The swap times for the wafers at each process step, which include the wafer waiting times on the robot arms, need to be uniform, similar to the wafer delays within a chamber. For such uniform swap time constraints, we can similarly derive the schedulable process time range for general flow patterns under the all-wait swap policy as we do for the case under the chamber-wait swap policy. Omitting the similar detailed derivation process, we present the result.
Theorem 3: When all swap times at the chambers for the same process are enforced to be equal, the schedulable process time range of a general flow pattern that satisfies wafer delay constraints under the all-wait swap policy and the strong uniformity constraint should satisfy (12) Example 4 (Flow Pattern (2,1) All-Wait Swap Policy): For the same problem in Fig. 4 that uses the chamber-wait swap policy, Fig. 10 shows a feasible schedule, which is computed by for the all-wait swap policy. The swap times at the chambers increase but the wafer delays at the chambers, for instance, chamber are eliminated. That is, the all-wait swap policy offsets the imbalance between the process times by letting wafers wait on the robot arms during a swap operation.
The schedulable process time range for wafer flow pattern (2,1) under the all-wait swap policy is computed by Theorem 3 as (13) , found at the bottom of the page. Constraints (2) and (3) or (4) are required for both swap policies. We, therefore, compare constraint (1) for the chamber-wait swap policy with constraint (11) for the all-wait swap policy. Constraints (11) and (1) are identical except that the fifth inequality in constraint (11) Fig. 10 . Schedule for the all-wait swap policy.
implies the equality of the fifth in constraint (1) . As the result, we have the following corollary.
Corollary 1: For a general flow pattern, the all-wait swap policy has a larger schedulable range of the process times than the chamber-wait swap policy. Fig. 11(a) illustrates that the all-wait swap policy significantly extends the schedulable range on place times and for flow pattern (1,1,1) when the first process time is fixed as 270 s. Fig. 11(b) shows how the schedulable process time values for the second process step in flow pattern (2,1) changes as the total robot task time, , increases. It is observed that the all-wait swap policy has more flexibility even though the robot task time significantly restricts the tool operation.
As we explained in Section III, the wafer delay is caused by workload imbalance or long robot task times. The all-wait swap policy reduces the wafer delay within a chamber by shifting a part of the wafer waiting time due to the workload imbalance to the wafer waiting time on the robot arms. The chamber-wait swap policy is considered as a special case of the all-wait swap policy that prohibits waiting on the robot arms during a swap operation. The following theorem suggests that the sum of the wafer waiting times within a chamber and a robot arm remains constant for any schedule.
Theorem 4: For an all-wait swap operation at a chamber, the sum of the wafer waiting times within the chamber and on a robot arm during a swap operation at the chamber is the same as (the tool cycle time-the minimum swap time-the process time) for any schedule that has an identical cycle time.
Proof: A chamber work cycle consists of a swap operation and a wafer processing operation. Therefore, the chamber work cycle time is the sum of the minimum swap time, the process time at the chamber, the wafer waiting time on a robot arm during the swap operation, and the wafer delay within the chamber. At a steady state schedule, the chamber work cycle time is the same as the tool cycle time. Consequently, the sum of the wafer waiting time on a robot arm during a swap operation and the wafer delay within the chamber is constant as (the tool cycle time-the minimum swap time-the process time) for any schedule.
Finally, we examine by simulating a realistic tool model how much the wafer delays for each swap policy are affected by random variations in the process times. Since processing a wafer at a chamber takes several subprocesses, the process time is subject to small random variations, within a few percent. The time (13) Fig. 11 . Comparison of the schedulable regions. Fig. 12 . Impact of the all-wait swap policy on the wafer waiting times.
for a robot task mostly has deviation within 1 second. However, the alignment process during unloading a wafer from a loadlock is subject to random failures within the probability of a few percent. The alignment operation is retried until it is successful. We consider flow pattern (2,1). For each swap policy, 1000 wafers are processed and 990 wafers in the steady state work cycles are examined. The mean process times are selected by process engineers within the schedulable process time range, but are not completely balanced. The process times and robot task times are sampled from normal distributions: , , , , and . The alignment failure probability is assumed to be 10%. Fig. 12 confirms the claim of Theorem 4 even under random time variation that the wafer delay within a chamber for the second process step is in inverse proportion to the waiting time on a robot arm during a swap operation at the chamber as the upper limit on the wafer waiting time on a robot arm for preventing excessive cooling down is increased. The sum of both times is constant, independent of value. The total wafer waiting time is approximately 4 s, which is the same as the workload imbalance, . The figure also suggests that when , that is, waiting on a robot arm is not restricted, a wafer waits only on a robot arm as much as the workload imbalance. When wafer waiting on a robot arm is not allowed, that is, , a wafer should wait within a chamber as much as the workload imbalance. We note that as implicitly implied in the example, although the all-wait swap policy allows waiting both on a robot arm and within a chamber, it makes a wafer wait on a robot arm first as much as possible and then wait within a chamber during the remaining time. Point in the figure indicates the case where the upper limit on the cooling time on a robot arm is twice the wafer delay within the chamber. It is also observed that Theorem 4 holds even in a realistic random situation. Fig. 13 compares the two swap policies, chamber-wait and all-wait with . Fig. 13(a) compares the wafer delays of the two swap policies for the second process step. Wafer delays for the all-wait swap policy mostly fall within 1 s while those for the chamber-wait swap policy have significantly larger variance. Fig. 13(b) shows the delays of the wafers in sequence. The all-wait swap policy is much more robust and has almost constant delays against random disturbances. We note that even under the chamber-wait swap policy, our proposed process time selection method based on the deterministic analysis model well satisfies the wafer delay limit, 20 s.
V. CONCLUSION
We have examined a scheduling problem of dual-armed cluster tools with various flow patterns under wafer delay constraints. To do this, we proposed a systematic modeling and analysis method. We derived the schedulable process time range, which can be determined by linear programming or is obtained as a closed form. For process time selection, we proposed the workload balancing strategy and the virtual chamber technique. Finally, we proposed a modified swap policy that is more flexible and robust against wafer delay constraints. We implemented our proposed scheduling methods for commercial LPCVD cluster tools [24] .
Modern integrated semiconductor manufacturing tools with time constraints have similar scheduling issues as we addressed. Challenging process time decisions and scheduling problems for integrated tools with time constraints can be solved by a systematic tool operation model and analysis method as proposed in this paper. Our analysis suggests several insights for cluster tools with time window constraints. First, an appropriate process time selection is essential for obtaining a feasible schedule when wafer delay constraints are enforced. Second, workload balancing is essential for satisfying the wafer delay constraints as well as for minimizing the cycle time. The larger workload imbalance results in longer wafer delays. Third, when the wafer delay constraints are tight, a more flexible tool operation method such as the all-wait swap policy is needed. Fourth, the tool operation schedule based on the proposed process time selection method is robust against realistic random time variation in the process times or robot task times. Finally, process engineers for determining the process times should collaborate with tool engineers and consider their impact on tool scheduling. As proposed by the all-wait swap policy, even the tool architecture or process engineering view of tool scheduling are important.
Further issues include adaptive timing control against random time variations in process times or robot task times, reduction of such random time variations by changing the tool architecture, process engineering, and even the architecture of tool control software, and scheduling during transient periods such as start-up or close-down.
